Y
YKhan
SiliconStrategies.com - Intel preps HyperTransport competitor for Xeon,
Itanium CPUs
http://www.siliconstrategies.com/article/showArticle.jhtml?articleId=60404677&_requestid=325546
Yousuf Khan
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an alternative browser.
You should upgrade or use an alternative browser.
SiliconStrategies.com - Intel preps HyperTransport competitor for Xeon,
Itanium CPUs
http://www.siliconstrategies.com/article/showArticle.jhtml?articleId=60404677&_requestid=325546
Yousuf Khan
D
daytripper
The CSI bus is optimized for low latency when used as a cache
coherent processor bus in four-processor systems. However, it can also
be used to link up to 16 CPUs for the high-end X86 systems built by
OEMs such as IBM, NEC and Unisys. In addition, CSI will be used without
cache coherency as a standard way to link north and south bridge chips
in a processor core logic set.
SiliconStrategies.com - Intel preps HyperTransport competitor for Xeon,
Itanium CPUs
http://www.siliconstrategies.com/article/showArticle.jhtml?articleId=60404677&_requestid=325546
Yousuf Khan
Comes complete with a measurable error rate, too...
D
Del Cecchi
daytripper said:The CSI bus is optimized for low latency when used as a cache
coherent processor bus in four-processor systems. However, it can also
be used to link up to 16 CPUs for the high-end X86 systems built by
OEMs such as IBM, NEC and Unisys. In addition, CSI will be used without
cache coherency as a standard way to link north and south bridge chips
in a processor core logic set.
SiliconStrategies.com - Intel preps HyperTransport competitor for Xeon,
Itanium CPUs
http://www.siliconstrategies.com/article/showArticle.jhtml?articleId=60404677&_requestid=325546
Yousuf Khan
Comes complete with a measurable error rate, too...
Where did you see something about CSI error rate?
del cecchi
K
keith
The CSI bus is optimized for low latency when used as a cache
coherent processor bus in four-processor systems. However, it can also
be used to link up to 16 CPUs for the high-end X86 systems built by
OEMs such as IBM, NEC and Unisys. In addition, CSI will be used without
cache coherency as a standard way to link north and south bridge chips
in a processor core logic set.
SiliconStrategies.com - Intel preps HyperTransport competitor for Xeon,
Itanium CPUs
http://www.siliconstrategies.com/article/showArticle.jhtml?articleId=60404677&_requestid=325546
Yousuf Khan
Comes complete with a measurable error rate, too...
Are they different for Miami and Las Vegas?
D
daytripper
The CSI bus is optimized for low latency when used as a cache
coherent processor bus in four-processor systems. However, it can also
be used to link up to 16 CPUs for the high-end X86 systems built by
OEMs such as IBM, NEC and Unisys. In addition, CSI will be used without
cache coherency as a standard way to link north and south bridge chips
in a processor core logic set.
SiliconStrategies.com - Intel preps HyperTransport competitor for Xeon,
Itanium CPUs
http://www.siliconstrategies.com/article/showArticle.jhtml?articleId=60404677&_requestid=325546
Yousuf Khan
Comes complete with a measurable error rate, too...
Are they different for Miami and Las Vegas?
Nah, I imagine the underlying technology will burp just as often no matter
where it is operated.
If basic strategy is to layer ECC and Retry on a link, is that enough of a
hint?
/daytripper ()
T
Terje Mathisen
daytripper said:Nah, I imagine the underlying technology will burp just as often no matter
where it is operated.
If basic strategy is to layer ECC and Retry on a link, is that enough of a
hint?
To me that is simply an indication that they intend this thing to work
even if a given link turn out to be less than perfect.
Even if error rates are in the 'probably none during the lifetime of the
equipment', I'd still like to include the capability to detect, correct,
and if needed retransmit, any actual failing packet.
The only real problem is that for very low error rates you have to have
some way to intentionally introduce them during testing, otherwise you
won't know that the correction/retransmit parts actually work.
Terje