Okay, the hardware emulator has always been around for all of this time,
and there was never any announcement that they were going to remove it.
Even in prior rumours about Montecito. So this is news.
Bollocks.
There have been a total of 3 microarchitectural implementations of
IPF.
Merced
McKinley ->Madison (130nm shrink) ->Masion 9M (more L3)
Montecito
McKinley design was started in parallel with Merced, and the x86 box was
designed into McKinley since before the first Merced silicon hit the
streets (however briefly that was). Since Madison and Madison 9M were
basically just 130nm shrink (and larger L3 cache) versions of McKinley,
all other microarchitectural elements were carried over. Montecito is the
first (medium complexity) microarchitectural revision of Itanium processor
family since McKinley, and the first chance to remove (or) add hardware
elements since Itanium processors hit the streets.
Myself and Paul DeMone were talking about Montecito possibly dropping
the IA32 box back in 2003[1].
When Intel released Montecito die photo and floor plan over 2004 and
2005, I was quite satisfied that indeed, IA32 hardware box had been
dropped from Montecito. I have no idea that this "news" would be
shocking to anyone that is remotely interested in technical details
about Itanium implementations. This "news report" from news.com is
very stale, if they knew about processor floor plans, bothered
to look at Montecito die layout, and understood at least a bit about
the binary translation technique now used by IPF, they wouldn't have
written such a story that made it seem as if this is something that
was shocking to anyone that had a clue.
[1]